

IEEE Computer Society
2009 VAIL Computer Elements Workshop
June 21-24, 2009

The Next 40 Years

Program Chair: Bill Huffman, Tensilica, huffman@tensilica.com
Program Co-Chair: Steve Miller, NetApp, scm@netapp.com

Sunday June 21 5 PM Registration, Dinner and Keynote Presentation, **8:00 PM – 9:15 PM**

"IEEE Vail – The Last 40 Years"

John Polhemus, jtpolhemus@msn.com, & Ron Bell, ron.bell@brin.com

Monday June 22

Session 1: Processors

8:30 AM – 12:00 noon

- 1.1 Godson 3
- 1.2 Nhm-EX
- 1.3 Fusion Processor Challenges
- 1.4 Rainbow Falls

Chairs Yahya Sotoudeh, Intel, & Allan Knies, Intel
yahya.sotoudeh@intel.com allan.knies@intel.com
Weiwu Hu, ICT, hww@ict.ac.cn
Jeff Baxter, Intel, jeff.baxter@intel.com
Sebastien Nussbaum, AMD, sebastien.nussbaum@amd.com
Ricky Hetherington, Sun, ricky.hetherington@sun.com

Session 2: Heterogeneous Multi-core & Graphics Chairs Damir Jamsek, IBM, & Jay Fleischman, AMD

1:00 PM – 4:30 PM

- 2.1 Anton Machine
- 2.2 Accelerated Computing
- 2.3 AMD StreamTM – Parallel Computing
- 2.4 Video/Graphics Computing

jamsek@us.ibm.com jay.fleischman@amd.com
Marty Deneroff, Deshaw Research, Marty.Deneroff@DEShawResearch.com
Chuck Moore, AMD, chuck.moore@amd.com
Michael Mantor, AMD, Michael.mantor@amd.com
Steve Parker, Nvidia, sparker@nvidia.com

Session 3: Disruptive Technology

8:00 PM – 10:15 PM

- 3.1 Silicon Photonics Interconnects
- 3.2 Moore's Law Means Multi-core
-
- 3.3 Tamper Responsive Security

Chairs Kevin Kissel, Paralogos SARL & Jim Mitchell, Sun
kevink@paralogos.com jim.mitchell@sun.com
Ashok Krishnamoorthy, Sun, ashok.krishnamoorthy@sun.com
Niraj Srivastava, Interactive Supercomputing
nsrivastava@interactivesupercomputing.com
Jim Hughes, Huawei N. America, jhughes@huawei.com

Tuesday June 23

Session 4: Consumer Electronics

8:30 AM – 12:00 noon

- 4.1 Super Hi-Vision Camera
- 4.2 TOMBO x, y, z, t, λ Resolution
- 4.3 Low Power Mobile Multi-core
- 4.4 Real-world Robot Audition

Chairs Fumio Arakawa, Renesas & Hirofumi Sumi, Sony
arakawa.fumio@renesas.com Hirofumi.Sumi@jp.sony.com
Hiroshi Shimamoto, NHK Eng., shimamoto@nes.or.jp
Keiichiro Kagawa, Osaka Univ, kagawa@ist.osaka-u.ac.jp
Fumio Arakawa, Renesas Technology, arakawa.fumio@renesas.com
Kazuhiro Nakadai, Honda Research, nakadai@jp.honda-ri.com

Planning Session: IEEE Vail 2010, 4PM – 5:30 PM

All invited to participate.

Session 5: Green Systems & Power

8:00 PM – 10:15 PM

- 5.1 True Active Cooling for Perf Computing
- 5.2 Power Management for Green Computing
- 5.3 "Green" Computing

Chairs Ray Barrett, Allegro Micro, & Jesse Edwards, Global Cooling
raybarrett@comcast.net jedwards@globalcooling.com
Jesse Edwards, Global Cooling, jedwards@globalcooling.com
Ray Barrett, VLSI Consultant, raybarrett@comcast.net
Frank Drews, Ohio State Univ., drews@ohio.edu

Wednesday June 24

Session 6: Multi-core, Safety & Security SW

8:00 AM – 12:00 noon

- 6.1 Itanium RAS Via Lockstep
- 6.2 Multi-core API & Compiler Technology
- 6.2 FireFly – New RISC ISA
- 6.3 Fujitsu SPARC64 VII RAS

Chairs Jim Hughes, Huawei N. America, & Yoshiaki Hagihara, AIP Labs
jhughes@huawei.com hagihara-yoshiaki@aiplab.com
Cameron McNairy, Intel, Cameron.mcnairy@intel.com
Jun Shirako, Waseda Univ., shirako@kasahara.cs.waseda.ac.jp
Craig Franklin, Green Hills Software, craig@ghs.com
Tsuyoshi Motokurumada, Fujitsu, motokurumada@jp.fujitsu.com

Arrangements Chair **John M. Polhemus**
John.m.polhemus@lmco.com

Registration Chair **Ron Bell**
ron.bell@brin.com

Finance Chair **John T. Polhemus**
jtpolhemus@msn.com